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Abstract—A modular and scalable converter for medium
voltage (MV) AC to low voltage (LV) DC power conversion is
proposed; single-phase-modules (SPMs), each consisting of an
active-front-end (AFE) stage and an isolated DC-DC stage, are
connected in input-series-output-parallel (ISOP) configuration
to reach desired voltage and power capacity. In prior art,
high-speed bidirectional communication among modules and a
centralized controller is required to ensure module-level voltage
and power balancing, which severely limits the scalability and
practical realization of higher voltage and higher power systems.
Moreover, large capacitors are used to suppress double-line-
frequency voltage variations on the common MV DC bus shared
by the AFE and the DC-DC stage originating from AC power
pulsations through the SPMs. We propose a comprehensive
controller which achieves voltage and power balancing using
complete decentralized control of the DC-DC stages based on
only local sensor feedback and the AFE stages are controlled
using feedback of only the LV DC output. Furthermore, reduced
capacitor requirement on the MV DC bus is achieved through
design and control. The proposed method is validated through
simulation and experimental results.
Index Terms—XFC, SST, cascaded H-bridge, DAB, extreme
fast charging
I. INTRODUCTION
Extreme fast charging (XFC) is one of the key enabling
technologies to reduce range anxiety associated with electrified
vehicles. Commercial and near commercial single port DC ul-
tra fast chargers with power capacities up to 350kW have been
reported which connect to 380V-480V AC input, typically
generated from a medium voltage AC (MVAC) distribution
feeder using a dedicated line-frequency service transformer.
Installation of such high power charging systems requires
substantial electrical and infrastructure service upgrades such
as the service transformer, ground surface condition, electri-
cal wiring and conduits, permits, and administration. Conse-
quently, constructing charging stations with multiple charging
ports, such as Tesla supercharger station in Mountainview,
California, rather than single ports makes more economic
sense since the site construction overheads can be distributed
over multiple ports. However, capability to connect directly to
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MVAC input, such as 4.2kV or 13.2kV can be achieved using
a power electronics based solid-state-transformer (SST) [1]–
[9]. Historically, SSTs were proposed to replace line-frequency
transformers for AC-to-AC conversion and are typically real-
ized using a three-stage topology, i.e., an AC-DC stage, an
isolated DC-DC stage, and a DC-AC stage [10]. Such a three-
stage configuration facilitates DC connectivity enabling direct
integration of battery energy storage systems(BESS) and/or
PV resources [3], [11].
A modular SST configuration, excluding the DC-AC stage,
can be utilized for construction of XFC stations, such as shown
in Fig. 1, to avail direct connectivity to MVAC feeders. The
input AC voltage for each single-phase module (SPM) is lim-
ited by the adopted power semiconductor device technology;
series connection of N SPMs can be used in each phase to
reach the desired input voltage. The outputs of the isolated
DC-DC stages are tied in parallel to reach the desired power
capacity. Such a configuration offers modular and uniform
construction of the power stage. However, scalability in terms
of input voltage and overall charging capacity requires control
and co-ordination among an increasing number of modules.
Uniform power sharing among SPMs and equalizing/balancing
the internal medium voltage DC (MVDC) buses during oper-
ation are the key challenges. In existing control approaches
reported in literature, the 3N internal medium voltage DC
(MVDC) buses are maintained by dynamically regulating
the input AC current, whereas the low voltage DC (LVDC)
bus is maintained by regulating the power flow through the
3N isolated DC-DC stages. Although intuitive, this approach
presents two key challenges; first, for balanced three-phase
operation one controllable input, such as the grid current, is
used to regulate 3N MVDC buses. Second, 3N controllable
inputs, such as the power flow through the DC-DC stages, are
used to regulate a single output variable, i.e, the LVDC bus
voltage. Consequently, voltage balancing among the internal
MVDC buses and power flow balancing among the DC-DC
stages become essential. A significant amount of research
has been reported on the modules level voltage and power
balancing [9], [10], [12]–[17]. In [12], the authors theoretically
explain the need for explicit balancing methods and subse-
quently present a comparison between balancing through the
active front end (AFE) stages and that through the isolated
DC-DC stages. In [10], a centralized controller determines
a common modulating duty ratio for the AFE stages based
on the average of MV DC bus voltage measurements of all
SPMs; the common duty ratio is locally adjusted by each
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SPM to compensate any bus voltage drift from the average
value. The DC-DC stages are operated to follow a common
power reference generated by the centralized controller and
subsequently local compensations are performed to adjust any
drift from the average power flow. In [9], the DC-DC stages
use decentralized control but the MVDC bus voltage balancing
is performed by a central controller. In [17], the authors
designate one of the DC-DC stages as the master and others are
operated as slaves following the modulation signal generated
by the master, whereas the AFE bridges are controlled based
on the average MVDC bus voltage; to ensure voltage and
power flow balance among modules a two step compensation
strategy involving a centralized controller and module-level
controllers is adopted. Overall, the existing methods employ
complex balancing algorithms leveraging bidirectional high-
speed communication among a centralized controller and the
modules. Dependence on high-speed communication for real-
time control is one of the major limiting factors for scalability.
Evidently, there is a clear need for simplified control architec-
ture with reduced communication requirement. Moreover, the
MVDC bus voltages are subject to a double-line-frequency
pulsation due to the AC and DC power flow through the
AFE and the DC-DC stages of the SPMs, respectively. Large
capacitors are used on the MVDC bus as energy buffers
to suppress such voltage pulsations. Large capacitors rated
for MV operation adds significant cost. Furthermore, relevant
safety standards mandate fast discharge/bleeding of stored
energy under fault condition and/or for maintenance [18].
Consequently, large energy storage capacitors on the internal
MVDC buses complicates system level design.
In this work, we propose a comprehensive design and
implementation method which enables complete decentralized
control of the DC-DC stages based on only local sensor
feedback. The AFE stages are controlled by a centralized
controller using minimal communication and only the LVDC
bus feedback. The DC-DC stages are designed and operated
to process power pulsating at the double-line frequency and
hence, the energy storage requirement on the MVDC bus is
minimized. The proposed converter and control architecture
achieves voltage and power balanced operation without dedi-
cated balancing controllers. The rest of the paper is organized
as follows. First, the converter topology is presented. Second,
the proposed control architecture is introduced. Third, system
analysis and control design guidelines are presented. Lastly,
simulation and experimental results are presented to validate
the proposed method.
II. CONVERTER ARCHITECTURE
Galvanically isolated SPMs are used as building blocks for
the proposed converter architecture. An SPM using an active-
front-end (AFE) stage and an isolated DC-DC stage, i.e., a dual
active bridge (DAB) converter, is shown in Fig. 2. A three-level
neutral-point diode clamped (NPC) full-bridge topology and a
full H-bridge topology are used on the MVDC and LVDC sides
of the DAB converter, respectively. DC blocking capacitors
Cb1 and Cb2 are used to prevent magnetic saturation of the
medium frequency transformer (MFT). Another NPC full-
bridge is used as the AFE stage. Alternatively, full H-bridge
Figure 1. An XFC station using a modular SST for delivering power from
an MVAC feeder to an LVDC bus enabling multiple ultra-fast DC charging
ports.
Figure 2. A single-phase module (SPM) with fully decentralized controller
for the DAB stage.
topology can be used for both the MV-side bridge of the DAB
and the AFE stage. The DAB stage is designed and controlled
as a DC transformer using fully decentralized control, i.e., no
communication with other modules or a centralized controller
is required. The AFE stage is operated based on encoded gate
pulses received via optical fibers. The detail control structure
is presented in Section III.
The modular converter structure is shown in Fig. 3. Each
SPM connects to a single-phase AC supply through the AFE
and hence subject to a double-line frequency power pulsation.
If DC power is drawn through the DC terminal, the MVDC
bus requires a large capacitor which serves as an energy buffer
to compensate the instantaneous difference between the AC
and DC power flows through the AFE and the DAB stages,
respectively. To avoid large energy storage element on the
MVDC bus, the DAB stage is designed and operated to process
AC power, same as the AFE stage; consequently, double line-
frequency voltage variation is avoided using minimal capacitor
on the MVDC bus. The DC terminals of SPMs with their AC
terminals connected to a three-phase supply are tied together
in a three-phase block; the AC power pulsations through the
SPMs in a three-phase block combines at the DC terminal
and constant DC output is obtained. To reach the desired
AC voltage level, N three-phase blocks are connected in
ISOP configuration (see Fig. 3). Common mode (CM) and
differential mode (DM) filters are used to meet relevant grid
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Figure 3. A three-phase SST configuration using ISOP connected single-phase
modules (SPMs); a pre-charge circuit is used for soft start-up.
codes. A central controller is responsible for maintaining the
LVDC output by dynamically regulating the grid current; the
central controller is also responsible soft start-up of the system
using a grid-side breaker and a pre-charge circuit. The start-up
process is explained in Section III-C.
One of the key challenges for the medium voltage appli-
cation is to achieve the required basic insulation level (BIL).
In typical applications, the LVDC bus should be referenced to
the protective earth (PE) ground. In such a configuration, the
MFTs in the DAB stages have to be designed to provide the
BIL capability. For instance, to connect to a 13.2kV feeder
on the AC side, BIL capability of ≈ 90kV is required. The
MFT and the auxiliary systems such as the gate-drivers for
the power semiconductor devices and auxiliary power supply
for the digital control boards have to be properly designed and
grounded to achieve the required BIL capability.
III. CONTROL STRUCTURE
In existing control approaches reported in prior art, the
grid current is dynamically regulated to maintain the internal
MVDC buses, whereas the power flow through the DC-DC
stages are controlled to regulate the LVDC bus output. Conse-
quently, module level voltage and power balancing involving a
central controller with high speed bidirectional communication
to the modules is required. We propose an alternative control
structure where the grid current is dynamically controlled
through the AFE stages to regulate the LVDC bus voltage.
The DAB stages are operated as DC transformers to maintain
the MVDC bus voltages keeping constant scaling with respect
to the LVDC bus. For the control design, we leverage a well-
defined time-scale separation between the MVDC bus and
LVDC bus voltage regulation loops, the former achieves at
least an order of magnitude faster control response relative to
that of the later. The control structures of the DAB and the
AFE stages are explained in the following subsections.
A. Control of DAB Stages
The DAB stage in each SPM uses a fully decentralized
controller based on only local sensor feedback to maintain
its internal MVDC bus with a control bandwidth of at least an
order of magnitude faster than that of the LVDC bus regula-
tion. Hence, for the control design of the DAB converter the
LVDC bus voltage vLV is assumed constant in the frequency
range of interest and the reference v∗MV for the MVDC bus
voltage vLV is dynamically generated as
v∗MV (s) = KvHref (s)vLV (s); Href (s) =
ωref
s+ ωref
, (1)
where, Kv denotes the constant voltage scaling factor and
ωref denotes the bandwidth for the reference generation. Bi-
directional phase shift modulation (BPSM) is used and a
closed-loop voltage compensator generates the phase shift φ
for the BPSM. For an NPC full-bridge on the MVDC side,
capacitor voltage balancing (CVB) is required. The detailed
design and implementation of the BPSM with CVB can
be found in [19]. Double phase-shift modulation (DPS) is
used; however, for simplicity of analysis, ≈ 50% duty ratio
is assumed and hence, the power transfer between the two
bridges for a phase shift φ is given as
Pd =
nvLV vMV
2pifsL
{φ(1− φ)}, (2)
where, n and L denote the turns-ratio and the leakage induc-
tance of the MFT including any external inductor, respectively;
fs denotes the switching frequency and φ > 0 corresponds to
MVDC-side bridge output voltage leading that of the LVDC-
side bridge. Note that the leakage inductance L is referred
to the MVDC side of the MFT. The frequency of the LC
series resonance contributed by the leakage inductance and
the blocking capacitors is given by
fr =
1
2pi
√
n2Cb1 + Cb2
LCb1Cb2
. (3)
The blocking capacitors are chosen to set the LC resonance
frequency as (fs1/10) < fr  fs1, which enables ignoring
the LC resonant dynamics in the frequency range of interest
such as < fs/10 for the voltage compensator design. The
voltage dynamics of the MVDC bus is derived as
d
dt
(
1
2
CMV v
2
MV ) = Pa − Pd, (4)
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where, Pa denotes the power flow through the AFE bridge
(see Fig. 2). Linearizing (2) and (4), the small signal response
of the MVDC bus voltage can be derived as
∆vMV
∆φ
= − nVLV
2pifsLCMV s
, (5)
where, VLV denotes the operating value of vLV .
Figure 4. Control system block-diagram for the DAB stage.
The control system block diagram for the MVDC bus voltage
regulation is shown in Fig. 4, where one-sample delay of Ts
is considered corresponding to controller implementation. The
voltage sensor is modelled as
Hvs(s) =
ωvs
s+ ωvs
× e−sTvs , (6)
where ωvs and Tvs denote the bandwidth and transmission
time of the voltage sensor. The digital control board for each
DAB stage is referenced to the PE ground. Consequently,
the required BIL requirement of ≈ 90kV must be met while
sensing the MVDC bus voltage. Therefore, delta-sigma voltage
sensors are used and the sensor output is transferred over
optical fibers as bit-streams to the digital control board. These
optically isolated sensors incur substantial transmission delays
on the order of 40µs-100µs and hence proper modelling of
the sensor and signal conditioning is critical for the controller
design. The compensator is designed as
FPIR(s) = Kpmv
[
1 +
1
sTimv
+
(1/Trmv)ωbmvs
s2 + ωbmvs+ (2ω0)2
]
,
(7)
where, Kpmv denotes the proportional gain; Timv is the
integral time-constant and Trmv is the time-constant for the
resonant compensation at the double line-frequency 2ω0 with
a bandwidth of ωbmv . The overall compensated open-loop
response is derived as
Gmvdc(s) = − nVLV
2pifsLCMV s
FPIR(s)Hvs(s)e
−sTs1 . (8)
To illustrate the compensator design, we consider the con-
verter system with parameters listed in Table II, whereas the
SPM parameters are listed in Table I.
Fig. 5 shows the compensated open-loop response of the
MVDC bus voltage regulation. The delta-sigma voltage sensor
has a transmission time of Tvs ≈ 77µs and a bandwidth of
ωvs ≈ 2pi(100) krad/s. The compensator gains are selected as
Kpmv = 0.0082 rad/V, Timv = 0.01 s, Trmv = 0.01 s, and
ωbmv = pi rad. Consequently, a control bandwidth of fcmvdc ≈
643 Hz is obtained with a phase margin of 55o and gain margin
of 10 dB. The bandwidth of the reference generation filter,
given by (1), is set as ωref/(2pi) = 130 Hz ≈ fcmvdc/5.
Table I
SINGLE-PHASE MODULE (SPM) PARAMETERS
VMV 0 Nominal MVDC bus voltage 2.15 kV
V acspm Nominal MVAC voltage 1.27 kV
V dcspm Nominal LVDC voltage 750 V
Pspm Rated real power 55.6 kW
Qspm Rated reactive power 25 kVAR
fs1 DAB switching/sampling frequency 20 kHz
fs2 AFE bridge switching frequency 5 kHz
CMV MVDC bus capacitor 268 µF
L Leakage inductor of DAB MFT 137 µH
n MFT turns-ratio 3
Cb1 DC blocking capacitor (MVDC side) 6.8 µF
Cb2 DC blocking capacitor (LVDC side) 150 µF
Table II
SYSTEM LEVEL PARAMETERS
Srated Rated power 1.1 MVA
Prated Rated real power 1 MW
Qrated Rated reactive power 450 kVAR
Vg0 Nominal (L-L RMS) grid voltage 13.2 kV
ω0 Nominal frequency 2pi(60) rad/s
V ∗LV Nominal LVDC bus voltage 750 V
N Number of three-phase blocks 6
fc Control frequency for LVDC bus regulation 10 kHz
B. LVDC Bus Voltage Regulation
In the frequency range of interest, such as tens of Hz, for
LVDC bus voltage regulation, the DAB stages effectively be-
have as DC transformers and provide isolated DC buses for the
cascaded H-bridges in the AFE stage. Multi-level modulation
or interleaved PWM modulation can be used for the AFE
stages. For a device switching frequency of 5 kHz, multilevel
modulation of the N = 6 AFE bridges in each phase enables
to meet relevant grid-codes [20] using a simple L-filter as the
DM filter. For the analysis and control design, the CM filter
is ignored. The equivalent circuit for LVDC bus regulation
is shown in Fig. 6. The system is shown in stationary αβ
frame and the real power injected into the grid is given as
pg =
3
2 (vαiα + vβiβ). Note that the ISOP configuration and
Figure 5. Compensated open-loop response Gmvdc(s) of the MVDC bus
voltage regulation.
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the multi-level/interleaved modulation facilitate an equivalent
MVDC bus voltage of NvMV ; therefore, the converter can be
effective treated as a three-phase active rectifier followed by
an ideal DC transformer supplying DC power to the LVDC
bus.
Figure 6. Equivalent circuit for analysis and design of LVDC bus voltage
regulator.
The LVDC bus voltage dynamics is given as
∆vLV (s) =
1
3NCMV VMV
× [−∆Pg(s)−∆PLV (s)], (9)
where, PLV = iLV vLV denotes the power drawn from the
LVDC bus. A proportional integral (PI) compensator FPI(s)
is used to generate the reference P ∗g ; feedforward of PLV is
added using sensor measurement of iLV . The control system
is shown in Fig. 7. A phase-locked-loop (PLL) running on
the grid voltage vg detects the grid phase θg and the grid-
current reference i∗α and i
∗
β are generated using θg , P
∗
g , and
the reactive power reference Q∗g . Passivity based predictive
resonant (pPrR) current controller (CC) is used in the station-
ary reference frame; the detail design guidelines for the pPrR
CC can be found in [21].
Figure 7. Control system for LVDC bus voltage regulation.
The AFE bridges are used as two-level full H-bridges; the NPC
configuration is used only to reach 2.15kV DC bus utilizing
lower voltage rated power devices. The PWM state for each
AFE bridge corresponding to {−vMV , 0, vMV } is encoded
into 2-bit digital data and transferred to the respective SPM
over optical fibers. The local controller at the SPM decodes
the gating information and generates the full gating signals for
the power devices. The LVDC bus voltage regulator and the
pPrR CC at the central controller are updated at a sampling
rate of fc = 10kHz. The pPrR CC is designed for a control
bandwidth of ≈ 400 Hz.
The LVDC bus voltage regulation is performed by a central
controller which only uses the sensor feedback of vLV and
iLV . Unlike existing methods [10], the central controller does
not require the measurement of all MVDC buses. As the
number of SPMs increase to reach higher grid voltage and
power capacity, the controller structure does not need to
change; only fiber optic cables are added to carry the encoded
gate pulses to the oncoming SPMs.
C. Soft Start-Up
The ISOP configuration of the converter consisting of 3N
SPMs poses a unique challenge for system start-up. The
MVDC buses in each SPM needs to be charged prior to the
closing of the grid-side breaker (see Fig. 3) to prevent large
current inrush while the AFE bridges behave as uncontrolled
rectifier constituted by the anti-parallel diodes of the power
devices. Similar inrush problem arises if the DAB stages are
started without charging the MVDC buses. Most medium
voltage drives with an active-front end typically consists
of a dedicated start-up/pre-charge circuit which charges the
internal MVDC bus prior to initiating the device switching and
connecting to the MV grid. A pre-charge circuit is typically
rated at a fractional power capacity compared to the actual
converter and provides medium voltage excitation from a low
voltage house-keeping supply of 208VAC or 408 VAC. Such
a pre-charge circuit is also critical for component and system
level diagnostics and testing when subject to medium voltage
excitation during system assembly phase when a medium
voltage feeder is not available. However, for the proposed
converter and control structure, a pre-charge circuit (see Fig. 3)
is used which connects to a low voltage AC supply of 480 VAC
and is used to charge the LVDC bus instead of the MVDC
buses. The system start-up sequence is described as follows:
• The LVDC bus is charged through the pre-charge circuit;
at this condition the grid-side breaker is open, the con-
troller and the power device switching are disabled.
• The power devices in the LVDC side bridge of the DAB
converter in each SPM are switched and the switching
duty ratio is ramped up gradually; the MVDC side brdige
and the AFE bridge are disabled. The MVDC side bridge
of the DAB acts as an uncontrolled rectifier and the
MVDC bus is charged without high inrush current.
• Once the MVDC buses are charged, the MVDC side
bridge switching is enabled and the closed-loop regula-
tion of the MVDC bus voltage is initiated; the AFE stages
are kept disabled.
• A low-bandwidth communication channel designed for
system monitoring conveys a ready signal to the central
controller. The pre-charge circuit is disconnected and the
grid-side breaker is closed.
• The LVDC bus voltage regulation and the AFE stages are
activated; the system enters nominal operation.
Note that a slow/very low-bandwidth communication sys-
tem is required for the system monitoring and diagnostics
which is also used for coordinating the start-up sequence.
IV. SIMULATION AND EXPERIMENTAL RESULTS
All simulations are performed for the system listed in
Table I and Table II in PLECS simulation platform; detailed
switching model simulation is used. Voltage and current sensor
dynamics are modelled based on the respective hardware
sensors. To emulate component tolerances commensurate to
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Figure 8. Soft start-up of the system.
the physical system and to illustrate the inherent voltage and
power balancing capability of the proposed control architec-
ture, the leakage inductances of the MFTs in the DAB trans-
formers are varied as L = {0.91, 0.92, .., 1.0, ..., 1.08}×L0 for
the 18 SPMs, where L0 = 137 µH. Similarly, the MVDC bus
capacitors are varied as CMV = {0.91, 0.92, .., 1.0, ..., 1.08}×
CMV 0 among the SPMs, where CMV 0 = 268 µF. For both L
and CMV , component values vary between 1% to 17% among
different SPMs.
The start-up sequence of the system is shown in Fig. 8;
MVDC bus voltages and LVDC side transformer currents of
a three-phase block are shown along with the grid voltage,
grid current, and the LVDC bus voltage. Prior to initiating
the MVDC bus voltage regulation, the MVDC bus is slowly
charged. Once the MVDC bus voltage regulation stabilizes,
the pre-charge circuit is disconnected. During this time, the
electrical and magnetic losses of the DAB stages are supplied
from the LVDC bus capacitors. To emulate such effects, a
resistive load of 700W (≡ 1.2% p.u. loss) is connected across
the MVDC bus; note that the chosen load emulates a very
conservative loss since the efficiency of the DAB stage is
expected to be > 99%. The LVDC bus drops gradually; next,
the grid-side breaker is closed without any transient since
the MVDC buses are charged. Subsequently, the LVDC bus
voltage regulation along with the switching of the AFE bridges
Figure 9. System response to no-load to full-load and full-load to no-load
step change at the LVDC bus.
is initiated and the LVDC bus voltage is quickly stabilized at
the desired value. Fig. 9 shows the system response when
no-load to full-load and full-load to no-load step changes
are introduced at the LVDC bus. In both cases the LVDC
bus voltage is quickly stabilized at the reference value with
minimal transients.
The inherent voltage and power balancing among SPMs are
shown in Fig. 10. Despite the variation as high as 17% in the
leakage inductance of the MFTs and the MVDC bus capacitor
values among different SPMs, the MVDC bus voltage balance
and power flow balance is retained even during transients. Note
that during transients the MVDC bus voltage and power flow
varies among different phases which is expected, but balanced
operation is retained among all SPMs corresponding to each
phase.
The effectiveness of the resonant compensator for the
MVDC bus voltage regulation is illustrated in Fig. 11. The
resonant compensator effectively eliminates the double line
frequency voltage ripple on the MVDC bus, whereas disabling
the resonant compensation leads to ≈ 90 V ripple.
Fig. 12 shows the prototype assembly of a SPM; a rack-
mounted three-phase block consisting of three SPMs is shown
in Fig. 13. The soft start-up sequence of the DAB stage is
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Figure 10. MVDC bus voltages and power flow through all SPMs are
inherently balanced by the controller.
Figure 11. Disabling the resonant compensation leads to very high ripple in
MVDC bus voltage at double-line frequency.
shown in Fig. 14. The upper and lower capacitor voltages of
the MVDC side NPC bridge, the LVDC bus voltage, and the
transformer current ixer on the MVDC side are shown. To
validate the start-up process and the continuous operation of
the DAB, a DC supply is connected to the LVDC bus and a
93kW (≈ 1.6p.u.) DC load is connected across the MVDC
bus. The MVDC bus voltage is quickly stabilized once the
voltage regulator is initiated.
Figure 12. Hardware prototype assembly of the SPM.
V. CONCLUSION
The proposed converter and control structure achieves mod-
ule level voltage and power flow balancing utilizing complete
decentralized control of the isolated DC-DC stages. Leverag-
ing proper time-scale separation among different control loops,
the DC-DC stages are operated as ideal DC transformers which
facilitate isolated DC buses for the AFE stages. LVDC bus
Figure 13. A three-phase block consisting of three SPMs mounted on a rack.
Figure 14. Soft start-up of the DAB stage.
voltage regulation is achieved by a central controller using
minimal communication. The inherent balancing capability is
demonstrated through detailed switching model simulation.
The soft start-up is validated through experiments using a full-
scale module, whereas the overall system validation is ongoing
and will be reported in the final version of the paper.
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